https://koha.ing.unlp.edu.ar/logo-sii.jpg
Imagen de Google Jackets

Smart Multicore Embedded Systems [libro electrónico] / edited by Massimo Torquati...[et al].

Colaborador(es): Tipo de material: TextoTextoDetalles de publicación: New York, NY : Springer New York : Imprint: Springer, 2014.Descripción: xxvi, 175 p. : ilTipo de contenido:
  • text
Tipo de medio:
  • computer
Tipo de soporte:
  • online resource
ISBN:
  • 9781461488002
Tema(s): Formatos físicos adicionales: Printed edition:: Sin títuloClasificación LoC:
  • TK7888.4
Recursos en línea:
Contenidos:
Introduction -- Part I Parallel Programming Models and Methodologies -- Parallel Programming Models -- Compilation Tool Chains and Intermediate Representations -- Part II HW/SW Architectures Concepts -- The STHORM Platform -- The Architecture and the Technology Characterization of an FPGA-based Customizable Application-Specific Vector Co-Processor (ASVP) -- Part III Run-time and Faults Management -- Fault Tolerance -- Introduction to Dynamic Code Generation -- an Experiment with Matrix Multiplication for STHORM Platform -- Part IV Case Studies -- Signal Processing: Radar -- Image Processing: Object Recognition -- Video Processing: Foreground Recognition in the ASVP platform.
Resumen: This book provides a single-source reference to the state-of-the-art of high-level programming models and compilation tool-chains for embedded system platforms. The authors address challenges faced by programmers developing software to implement parallel applications in embedded systems, where very often they are forced to rewrite sequential programs into parallel software, taking into account all the low level features and peculiarities of the underlying platforms. Readers will benefit from these authorsâ_T approach, which takes into account both the application requirements and the platform specificities of various embedded systems from different industries. Parallel programming tool-chains are described that take as input parameters both the application and the platform model, then determine relevant transformations and mapping decisions on the concrete platform, minimizing user intervention and hiding the difficulties related to the correct and efficient use of memory hierarchy and low level code generation.
Tipo de ítem: Libro electrónico Lista(s) en las que aparece este ítem: Ebooks
Valoración
    Valoración media: 0.0 (0 votos)
No hay ítems correspondientes a este registro

Introduction -- Part I Parallel Programming Models and Methodologies -- Parallel Programming Models -- Compilation Tool Chains and Intermediate Representations -- Part II HW/SW Architectures Concepts -- The STHORM Platform -- The Architecture and the Technology Characterization of an FPGA-based Customizable Application-Specific Vector Co-Processor (ASVP) -- Part III Run-time and Faults Management -- Fault Tolerance -- Introduction to Dynamic Code Generation -- an Experiment with Matrix Multiplication for STHORM Platform -- Part IV Case Studies -- Signal Processing: Radar -- Image Processing: Object Recognition -- Video Processing: Foreground Recognition in the ASVP platform.

This book provides a single-source reference to the state-of-the-art of high-level programming models and compilation tool-chains for embedded system platforms. The authors address challenges faced by programmers developing software to implement parallel applications in embedded systems, where very often they are forced to rewrite sequential programs into parallel software, taking into account all the low level features and peculiarities of the underlying platforms. Readers will benefit from these authorsâ_T approach, which takes into account both the application requirements and the platform specificities of various embedded systems from different industries. Parallel programming tool-chains are described that take as input parameters both the application and the platform model, then determine relevant transformations and mapping decisions on the concrete platform, minimizing user intervention and hiding the difficulties related to the correct and efficient use of memory hierarchy and low level code generation.

No hay comentarios en este titulo.

para colocar un comentario.
BIBLIOTECA CENTRAL
    Calle 115 y 47 - (CP1900) La Plata
    Tel: (0221) 423-6689  int 118 -
    Email: bibcentral@ing.unlp.edu.ar
    Horario de atención: Lunes a Viernes de 8 a 19 hs..
    +54 2215900419

Con tecnología Koha